机构名录

您的位置: > 首页 > 机构名录 > 日月光半导体(上海)有限公司

日月光半导体(上海)有限公司

发布时间:2018-07-20 访问次数:1023次 分享:

IC packaging technologies in the past decade developed rapidly for various devices, such as FO-WLP (Fan-Out Wafer Level Package), SiP (System in Package), 3D IC, 2.5D TSV (Through Silicon Via) interposer and so on. Among the various technologies, FO-WLPs benefit in miniaturization, total system cost reduced, and heterogeneous integration. FO-WLPs are in wide range of applications, e.g. FPGA (Field Programmable Gate Array), GPU (Graphics Processing Unit), networking, RF/WiFi (Radio Frequency/Wireless Fidelity) module, PA (Power Amplifier) module, etc. FO-WLPs have two categories: one is called Chip-First and another is Chip-Last.

(I) Chip-First, the chip is buried in the substrate material firstly and followed by RDL (Redistribution Layer) forming processes. Chip-First has substrate-like processes and fabricates larger pitch e.g. 20um, which provides a lower cost solution. Thus, its application is suitable for low I/Os.

(II) Chip-Last, chips are not integrated into the packaging processes until the circuits on the chip carrier are pre-formed. The Chip-Last process is known with less KGD yield concern compared with the Chip-First one. Chip-Last has better electrical performance, implies the package accommodated more I/Os, and possesses more ultra-fine pitch e.g. 2um and small through-via capabilities.

ASE currently FO-WLPs have achieved by Chip-First involving dies embedding in a laminate or organic wafer with face up/face down followed by thin through-via and RDL interconnections. FO-WLPs also means that the interconnections need to be 3-8X smaller in dimensions as compared to existing flip-chip technologies (70um-80um) in order to achieve ultra-fine pitch interconnections. ASE offers both Chip-First and Chip-Last packaging solutions. There are several different package groups belong to this embedded-chip family:

Click on the official website

 

科创项目库

更多>>
  • 自毁型可编程芯片装置(VAPR)

    项目简介:开发电子雷管芯片组套件,并将其延伸至其他自毁应用场景。

  • 量子点新型显示

    项目简介:利用量子点卓越性能显著提升显示效果,结合LED背光技术,为企业客户提供前所未有的快速、完整、高色域显示方案。

  • 北斗系统接收机关键射频芯片设计与研制

    项目简介:国防科技大学自主创业团队研发北斗系统射频芯片中的低噪声放大器芯片,实现该战略系统关键芯片的替代进口、自主可控。相关技术还可以直接拓展用于研制5G基站设备射频芯片。

  • 氮化镓(GaN)第三代半导体器件和驱动芯片

    项目简介:我们立志成为中国乃至世界第一的宽禁带半导体器件和驱动芯片提供商,发展核心功率以及射频元器件以针对广阔的传统和新兴的应用市场,例如新一代通用电源,新能源汽车,无人驾驶激光雷达,数据中心,无线充电,5G通讯等等。